Reusable VHDL components (clock dividers, voltage utilities, FSM encoders) + CocoTB test infrastructure with 98% output reduction for LLM-friendly iteration. Batteries-included setup for Claude Code ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results