In this paper, we examine the need for formal sequential equivalence checkingacross pairs of RTL models. We present scenarios that call for modifying thesequential behavior of RTL models while ...

All power optimization tools can perform combinational optimization, where there is an opportunity to gate a register clock input, based on the combinational logic that is feeding the register’s data ...