Figure 3. Chip micrograph of 4x8 phased-array relay module implemented by 65-nm CMOS (IMAGE) Tokyo Institute of Technology ...