Axi Interconnects Tutorial

Synopsys Introduces Lower Power, High-Performance Architecture for AMBA 3 AXI On-Chip Interconnect

New DesignWare IP Hybrid Architecture Reduces Area, Power Consumption and Routing Congestion for High-Performance AMBA Interconnect-Based Designs MOUNTAIN VIEW, Calif. -- April 15, 2009 -- Synopsys, ...

Design-Reuse

Silistix Self-Timed Interconnect Solution Adds Support for AXI Bus Protocol

Extends Designer Use of Popular AMBA Buses for Asynchronous Interconnect on SoCs SAN JOSE, CA -- July 17, 2006 -- Silistix, a provider of innovative software for on-chip communications solutions, ...

Electronic Design

Interconnect IP Eases Data Management On SOCs

A just-released version of the SonicsMX SMART Interconnect from Sonics Inc. adds seamless connection and data-flow services management for intellectual property (IP) cores implemented using the ARM ...

Some results have been hidden because they may be inaccessible to you

Show inaccessible results

Synopsys Introduces Lower Power, High-Performance Architecture for AMBA 3 AXI On-Chip Interconnect

Silistix Self-Timed Interconnect Solution Adds Support for AXI Bus Protocol

Interconnect IP Eases Data Management On SOCs

Trending now